In the readout electronics of the Water Cerenkov Detector Array (WCDA) in the Large High Altitude Air Shower Observatory (LHAASO) experiment, both high-resolution charge and time measurement are required over a dynamic range from 1 photoelectron (P.E.) to 4000 P.E. The Analog Front-end (AFE) circuit is one of the crucial parts in the whole readout electronics. We designed and optimized a prototype of the AFE through parameter calculation and circuit simulation, and conducted initial electronics tests on this prototype to evaluate its performance. Test results indicate that the charge resolution is better than 1% @ 4000 P.E. and remains better than 10% @ 1 P.E., and the time resolution is better than 0.5 ns RMS, which is better than application requirement.
Introduction
the requirements are listed in Table. 1 [5] . Reactor Neutrino Experiment [6] , the time-over-threshold (TOT) principle adopted in the BES III TOF readout electronics [7] , and the waveform digitization based on the Switched Capacitor Array (SCA) ASIC like ATWD used in the IceCube experiment [8] , etc. To achieve a high charge measurement resolution within a large dynamic range, the charge measurement circuits in our project are designed based on the analog signal shaping, A/D conversion and digital peak detection implemented in the Field Programmable Gate Array (FPGA) devices. According to the aforesaid measurement requirements, the main design considerations of the AFE include:
Architecture of the Analog Front-end electronics
1) Large dynamic range measurement. As mentioned above, the input signal ranges from 1 P.E. to 4000 P.E.; it is a great challenge to achieve a high measurement resolution and good linearity over the whole range. To address this issue, we designed two readout channels for each PMT, which covers different measurement ranges.
One channel is for the Anode, and the other is for a Dynode, as shown in Fig. 2 . These two channels have a similar circuit structure, and achieve a dynamic range of 1 in the test, user controlled).
2) High-precision impedance matching requirement.
Since the dynamic range is from 1 P.E. to 4000 P.E. and cable that also reduces the slope at threshold-level crossing of the signal. Therefore, how to achieve good signal noise ratio (SNR) is a great concern.
The structure of the AFE is shown in Fig. 2 . The following sections 3 and 4 will introduce the design of the charge and time measurement circuits of the AFE, with circuit analysis, calculation, as well as simulation. However, it is low equivalent impedance at the input of the CSA, which varies with input signal frequency (~ 1/jωC). Therefore, the CSA is unsuitable as the preamplifier in our design which requires good impedance matching. For this reason, we use a high-precision 50 Ω resistor to achieve impedance matching, marked as Rt in To optimize the charge measurement resolution, we need to carefully consider the value of n (the order of the RC n filter) and τ (the time constant of the RC n filter). As for charge measurement, the greatest challenge is to achieve a high measurement resolution of the smallest signal (1 P.E.), so we will deliberate on the noise analysis of the Anode channel which covers the signal ranging from 1 P.E. to 133 P.E.
Generally, the input noise spectral density of the operational amplifier (OPA) consists of two regions: one is dominated by the flicker noise, and the other is dominated by the thermal noise (white noise). The shared border of these two regions is defined as "corner frequency" (usually 1 Hz ~ kHz) [12, 13] . Compared with the passband of the RC n filter (~ MHz) in this design, the corner frequency is extremely low, which means that the input noise of the pre-amplifier can be considered as white noise (the input noise power spectral density is marked as a 2 in the following discussion). Since the noise of the preamplifier contributes majority of the circuit noise, to simplify the analysis we ignore the noise that would be caused by other OPAs in Fig. 3 (B1~Bn) .
The response of a PMT to a light pulse can be considered as its characteristic impulse response if the light pulse duration is negligible compared to this response [14] , and it is just the case in the signal dynamic range of the Anode channel. By using the transfer function of the system and inverse Laplace transform, the impulse response of the RC n filter in time domain and the peak time (tM) can be calculated as:
where Av is the loop gain of A1.
Obviously, tM for RC 1 
where Q is the charge of the input signal. Shaping Circuit
With the above equations, we can plot the SNR (normalized according to the SNR of the RC 2 filter) with different value of τ for these 3 filters, as shown in Fig. 4 .
There is an obvious negative correlation between SNR and τ, and the RC 2 filter has the best SNR performance.
Similarly, it can also be proven that the higher the filter order is, the worse the SNR is. The analysis and simulation results also indicate that τ should be set smaller to acquire better SNR performance.
However, according to Eq. (1), τ also determines the FWHM of the filter output signal, which will affect the A/D conversion and digital peak detection procedure. It will be discussed in the following sub-section.
peak error
The quasi-Gaussian signal of the RC 2 filter output is 
Other aspects and optimizing the parameters
In the above sections, our analysis is based on the condition of impulse function input. Nevertheless, the rise time of real PMT signal would cause extra loss of the shaped signal height, which is termed Ballistic Deficit [15] . Increasing τ of the filter will decrease the Ballistic Deficit, however, meanwhile increasing the dead time of the charge measurement. Considering the pulse width of the input signal and the analysis result in sub-section 3.1 and 3.2, τ is selected to be 40 ns in our design. In this condition, according to the simulation results in Fig. 5 and Meanwhile, according to the Pspice transient waveform simulation, the charge measurement dead time is estimated to be about 400 ns, which is also acceptable.
Besides, the final charge measurement resolution would also be influenced by the performance of the ADC, which is usually characterized with the term of Effective Number Of Bits (ENOB). In this design, a 12 bit ADC (AD9222, 12 bits, from ADI Inc.) [16] is employed, and test results indicate that an ENOB of around 10 bits is achieved. 
The charge measurement circuit of the AFE

The design of the time discrimination circuit
The time measurement circuit is composed of the leading-edge discrimination circuit and FPGA TDC. In this paper, we focus on the design of the discrimination A current signal from the PMT is converted to a voltage signal by Rt (50 Ω) in Fig. 9 , and the voltage amplitude of the 1 P.E. signal is as low as 3 mV. To achieve a good time measurement resolution, the signal should be amplified with a gain high enough to guarantee the signal slew rate at the input of the discriminator. We designed an amplification circuit containing two stages of high-speed OPAs (AD8000) to obtain a high gain, as shown in Fig. 9 . In order to avoid the ultra-deep saturation of the second OPA (A2) with large input signals, we also placed a clamping circuit before it, which consists of R2 and D2 in Fig. 9 .
The output of A2 is AC coupled to filter out the As aforementioned, since the input signals ranges from 1 PE to 4000 PE, high precision impedance matching is required. The equivalent impedance at the input of the AFE shown in Fig. 9 can be expressed as:
where Rt is the matching resistor; Cp is the front-end parasitic capacitance at the input of the A1; R1 is the resistance of the series resistor in the first clamping circuit, while RD1 is the on-resistance of D1.
With large input signals, the first clamping circuit works, which means a small value of RD1. In this case, R1
should be set large enough to guarantee the precision of impedance matching. Nevertheless, we also notice that CP and R1 also form a RC filter which would reduce the slope at threshold-level crossing of the signal. In our design, R1 is selected to be 500 Ω. Meanwhile, efforts should be made to deduce Cp. And this is the reason that we place one OPA (AD8000) as the pre-amplifier and then distribute the signal into two paths, as shown in Fig. 8 . Of course, small package of the components at the input of the AFE are also considered.
Besides, we use the output of the low threshold discriminator as the start signal of the peak detection logic in FPGA. The ADC has a pipeline latency of 8 sampling periods [16] ; we use this latency to calculate the baseline by averaging the first 8 ADC counts when the start signal is received. Then the logic seeks the maximum ADC count within 600 ns as the peak value. The charge measurement result is the value of difference between the peak value and baseline. This peak detection method can eliminate the baseline drift of the signal.
Initial laboratory tests of the AFE
A prototype of the AFE was designed and fabricated, as shown in Fig. 10 , and a series of laboratory tests were conducted. Fig. 10 A prototype of the LHAASO WCDA AFE Fig. 11 The test bench in laboratory.
The system under test is shown in Fig. 11 Fig.   11 ), and analyze the data offline based on the MATLAB platform in the PC.
Charge Measurement test results
As mentioned above, by subtract the baseline calculation results from the peak detection result for each output digital pulse from the ADC, the charge measurement result can be obtained. By tuning the input signal amplitude, we can acquire the charge measurement performance with the input dynamic range. is successfully achieved, and the regression coefficient of all channels is better than 0.9993. Fig. 13 shows the charge resolution test results, and the charge resolution is better than 10% @ 1 P.E. and 1% @ 4000 P.E., beyond the application requirement. 
Time Measurement test results
Time resolution test is conducted based on the "cable delay test" method. The output signal of the RF attenuator is split and imported to two time measurement channels.
Considering the situation that the time results of these two channels are not interrelated, the single-channel time resolution can be obtained by dividing by the RMS value of the time interval by 2 1/2 [21] .
We conducted the test in two steps. In the first step, we use the oscilloscope (Lecory 104MXi ) to obtain the time performance of the discrimination circuits in the AFE;
in the second step, we use the FPGA TDC for time digitization to evaluate the time resolution of the whole system. The results are shown in Fig. 14 and Fig. 15 . 
Summary
In this paper, we present the design of an AFE prototype for the WCDA in LHAASO. Structure and parameter optimization are included, with both analysis and simulations. Test were conducted to evaluate its performance, and the results indicate that a dynamic range from 1 P.E. to 4000 P.E. is achieved, and over the whole range, the charge resolution is better than 10 % @ 1 P.E.
and 1% @ 4000 P.E., while the time resolution is better than 0.5 ns RMS, both beyond the application requirement. 
